Performance Comparison of VLSI Adders Using Logical Effort
نویسندگان
چکیده
Application of logical effort on transistor-level analysis of different 64-bit adder topologies is presented. Logical effort method is used to estimate delay and impact of different adder topologies and to evaluate the validity of the results obtained using logical effort methodology. The tested adder topologies were Carry-Select, Han-Carlson, Kogge-Stone, Ling, and Carry-Lookahead adder. The quality of the obtained estimates was validated by circuit simulation using H-SPICE for 1.8V, 0.18 m Fujitsu technology.
منابع مشابه
Speed Comparison Parallel Prefix Adders with RCA and CSA in FPGA
The Adders are the critical elements in most of the digital circuit designs, including digital signal processors (DSP) and microprocessors. Extensive research has gone into the VLSI implementations of Parallel Prefix Adders which are known for their best performance. The performance of Parallel Prefix Adders is directly affected by the constraints in the logic implementations of Parallel Prefix...
متن کاملTutorial: Design of Power Efficient VLSI Arithmetic: Speed and Power Trade-Offs
This tutorial will talk about issues related to performance of arithmetic algorithms when implemented in silicon. Most of the algorithms in use today are based on old and antiquated methods of counting the number of logic gates in the critical path. This produces inaccurate and misleading results. The importance of loading and wire delay is not taken into account by most. As the technology scal...
متن کاملA fully redundant decimal adder and its application in parallel decimal multipliers
Decimal hardware arithmetic units have recently regained popularity, as there is now a high demand for high performance decimal arithmetic. We propose a novel method for carry-free addition of decimal numbers, where each equally weighted decimal digit pair of the two operands is partitioned into two weighted bit-sets. The arithmetic values of these bit-sets are evaluated, in parallel, for fast ...
متن کاملDelay-power Performance Comparison of Array Multiplier in Vlsi Design
Multiplication represents a fundamental building block in all DSP tasks. Due to the large latency inherent in multiplication, methods have been devised to minimize the delay. Two methods are common in current implementations: regular Arrays and Wallace trees. For higher order multiplications, a huge number of adders are to be used to perform the partial product addition. Reduction of adders by ...
متن کاملLogical Effort to Study the Performance of 32-bit Heterogeneous Adder
The method of Logical Effort is an easy way to estimate the delay in a CMOS circuit. In this work application of Logical Effort on transistor level analysis of 32-bit heterogeneous adder architecture is designed and presented. Heterogeneous architecture consists of concatenation of four different sub adders (Ripple Carry, Carry Look Ahead, Carry Skip and Carry Select Adder) to design an adder u...
متن کامل